**North SouthUniversity**

Department of Computer Science and Engineering

Quiz-3, Section – 5, Spring-2017

Course No: **CSE 231** Course Title: **Digital Logic Design**

Time: 20 min Full Marks:20

|  |  |  |
| --- | --- | --- |
|  |  |  |
| 1. | Design an even parity generator circuit using only decoder | 10 |
|  |  |  |
| 2. | Using multiplexerand external gates, design the combinational circuit defined by the following boolean functions  F1 = x’y’z’ + xz  F2 = xy’z’ + xy  F3 = x’yz’ +x’y | 10 |